Pass Transistor Logic (PTL) provides decreased device count relative to conventional complementary circuit structures, but the buffering inverters required for cascading PTL gates diminishes this advantage. Dual-gate ambipolar carbon nanotube transistors (DG-A-CNTFETs) are a natural match for PTL due to the fact that both require signi�icant use of inverters between logic stages. This work therefore proposes a hybrid PTL structure with DG-A-CNTFETs that exploits the compact logic of PTL in concert with the native XNOR gates with DG-A-CNTFETs. A novel hybrid PTL DG-A-CNTFET full adder is proposed as an example of this novel logic concept, and simulation results demonstrate superior performance with a 43% reduction in device count relative to conventional complementary circuit design with DG-A-CNTFETs.
INTRODUCTION
Dual-gate ambipolar carbon nanotube transistors (DG-A-CNTFETs) have two independent gates that enable polarity switching between electron and hole conduction (see Fig. 1 ), thus natively providing a single-transistor XNOR operation and permitting compact circuit design [1] [2] . To be fully utilized in logic circuits, this efficient XNOR operation requires the availability of complementary inputs. Previous DG-A-CNTFET circuit research primarily used a complementary pull-up and pull-down structure that requires numerous inverters to generate these complementary signals, with significant overhead cost [3] .
The PTL style is a natural match for DG-A-CNTFETs, as it provides highly ef�icient compact logic with its primary downside also being the necessity of inverters that generate complementary signals. This paper therefore proposes and analyzes a novel hybrid PTL style that simultaneously leverages inverters for signal integrity and the creation of the complementary signals required for DG-A-CNTFET logic. A hybrid PTL full adder is proposed that provides a 43% reduction in device count while also providing superior speed, thus supporting the further development of hybrid PTL circuits with DG-A-CNTFETs.
HYBRID TRANSMISSION GATE LOGIC
PTL provides decreased device count relative to conventional complementary pull-up pull-down structures [4, 5] , but the required inverters diminish this advantage. As DG-A-CNTFETs require inverters to create the complementary signals necessary for the native XNOR operation, the proposed hybrid PTL structure efficiently leverages inverters to simultaneously satisfy both requirements.
PTL Challenges with Conventional FETs
PTL has been exploited in CMOS logic design to reduce the area consumption by decreasing the device count. Compared to conventional complementary logic, PTL can signi�icantly reduce the number of transistors required to implement many logic functions. However, PTL requires that each logic input signal be provided in its complementary form, thus reducing its ef�iciency. Furthermore, the output energy of each PTL gate is provided from its input; the lack of a connection to the power supply limits cascading if buffering inverters are not inserted.
Hybrid PTL with DG-A-CNTFETs
The proposed hybrid PTL style is illustrated in Fig. 2 , with PTL blocks alternating with the buffering inverter pairs that simultaneously provide complementary signals and signal integrity. (While DG-A-CNTFETs have been used previously as transmission gates [6] , this is the �irst proposal of a scalable cascaded logic style based on PTL DG-A-CNTFETs.) The output of each PTL function is input to a pair of inverters, which generate a complementary pair of buffered input signals for the next PTL function. The inverter pair receives energy directly from the power supply, thus ensuring signal integrity; the complementary outputs of the inverters can therefore drive the inputs of other PTL functions. As these complementary signals are already required to fully leverage the DG-A-CNTFET devices, ef�icient PTL circuits can be realized that do not incur the buffering costs traditionally associated with PTL.
Hybrid PTL DG-A-CNTFET Full Adder
The native XNOR operation available with DG-A-CNTFETs permits the highly compact one-bit full adder shown in Fig. 3 . When A = B , TG2 is in a high-impedance state while TG1 is conductive and propagates the value of C IN to the buffering inverters; when A ≠ B , TG2 is conductive rather than TG1, therefore propagating C IN to the buffering inverters to generate the complementary Sum and Sum outputs. Similarly, C OUT can also be generated through two parallel DG-A-CNTFET transmission gates. The full adder logic function is thus implemented here as:
(2) As shown in the schematic, two buffers are provided to each output signal to ensure the signal integrity by drawing current from the power supply rather than from the inputs. These two buffers also provide the complementary output signals required for cascaded PTL stages, with no additional inverters. This 16-transistor DG-A-CNTFET full adder thus provides a 43% reduction in device count as compared to the 28 transistors required with a conventional complementary structure (with CMOS or DG-A-CNTFET [3] ). Fig. 3 illustrates the superior performance of the hybrid PTL DG-A-CNTFET full adder relative to the conventional complementary DG-A-CNTFET full adder of [3] . Even when identical device dimensions are used, the hybrid PTL full adder switches much faster than the conventional complementary full adder. The shorter signal path within the hybrid PTL full adder provides greater signal integrity, faster slew rate, and fewer glitches.
RESULTS AND DISCUSSION
These advantages are further exaggerated when the DG-A-CNTFET device widths for the hybrid PTL full adder are increased to consume an area equivalent to that of the conventional complementary DG-A-CNTFET full adder. This scaled hybrid PTL full adder provides even faster switching, as a result of the decreased RC delay of the signal path. Finally, it should be noted that though the behavioral model used in these simulations [3] does not precisely characterize the switching time of the DG-A-CNTFET devices, these conclusions are quite robust and can serve as a guide for further DG-A-CNTFET circuit design.
CONCLUSIONS
The proposed hybrid PTL DG-A-CNTFET logic style proposed here provides highly compact and ef�icient logic circuits. By simultaneously leveraging the buffering inverters required for both PTL and DG-A-CNTFET logic, the proposed hybrid PTL DG-A-CNTFET logic style fully exploits the strengths of PTL and DG-A-CNTFET without incurring any additional overhead. This logic style is shown to provide a 43% reduction in device count for a one-bit full adder; this reduction provided by merging PTL with DG-A-CNTFET devices is expected to transfer to logic functions in general. This hybrid PTL DG-A-CNTFET logic style therefore provides an opportunity for highly compact highperformance logic circuits for the next generation of computing. 
